

## FPSXP3110GL-2D

# 10G XFP Duplex 1310nm 2KM Transceiver Module

### Features

- ✧ Compliant to INF-8077-XFP MSA
- ✧ Data Rate from 9.95 Gbps to 11.3Gbps
- ✧ 1310nm FP Transmitter, PIN Photodiode and TIA
- ✧ SM 9/125um up to 2Km
- ✧ Duplex LC connector
- ✧ Built-in digital diagnostic monitoring functions
- ✧ All-Metal housing for superior EMI Performance
- ✧ Power dissipation < 1.5W, Single 3.3V power supply
- ✧ Operating Case Temperature Standard: 0°C~+70°C
- ✧ Protocol-independent,XFI Interface
- ✧ Hot Pluggable
- ✧ ROHS6 Compliant



### Applications

- ✧ SONET OC-192 SR-1&SDH STM I-64.1
- ✧ 10GBASE-LR/LW 10Gigabit Ethernet
- ✧ 10G Fiber Channel

### Product Description

FPSXP3110GL-2D is hot pluggable 3.3V Small-Form-Factor transceiver module. It designed expressly for high-speed communication applications that require rates up to 11.3Gb/s, it designed to be compliant with XFP MSA. The module data link up to 2Km in 9/125um single mode fiber. The optical output can be disabled by a LVTTTL logic high-level input of Tx Disable. Loss of signal (LOS) output is provided to indicate the loss of an input optical signal of receiver or the link

status with partner.

## Absolute Maximum Ratings

Parameter	Symbol	Min.	Typ.	Max.	Unit
Storage Temperature	Ts	-40		85	°C
Operating Case Temperature	Tc	0		70	°C
Storage Ambient Humidity	HA	5		95	%
Operating Relative Humidity	RH			85	%
Supply Voltage	VCC	-0.3		4	V

## Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Ambient Operating Temperature	TBB <sub>ABB</sub>	0		70	°C
Supply Voltage	VCC3	3.15	3.3	3.45	V
Total Supply Current	IBB <sub>CCBB</sub>			455	mA
Data Rate	BR	9.95	10.3	11.3	Gbps
Transmission Distance	TD			2	km

## Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
<b>Transmitter</b>						
Input differential impedance	Ri		100		Ω	1
Differential data input swing	V <sub>in,pp</sub>	120		820	mV	
Transmit disable voltage	VD	2		VCC3	V	
Transmit enable voltage	VEN	Vee		Vee+0.8	V	
Data dependent input jitter	DDJ			0.1	U	
Data input Total Jitter	TJ			0.28	U	
<b>Receiver</b>						
Differential data output swing	V <sub>out,pp</sub>	300		850	mV	
Data output rise time,fall time	tr	24			P	2
Los Fault	VLOS fault	2		VCC3BB hostBB	V	3
Los Normal	VLOS norm	Vee		Vee+0.8	V	3
Total Jitter	TJ			0.70	U	
Deterministic Jitter	DJ			0.42	U	

**Notes:**

1. Connected directly to TX data input pins, AC coupling from pins into laser drive
2. 20 – 80 % . Measured with Module Compliance Test Board and OMA test pattern. Use of four 1’s and four 0’s in sequence in the PRBS<sup>9</sup> is an acceptable alternative.
3. LOS is an open collector output. Should be pulled up with 4.7kΩ – 10kΩ on the host board. Normal operation is logic 0; loss of signal is logic 1. Maximum pull-up voltage is 3.6V

**Optical Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
<b>Transmitter</b>						
Center Wavelength	$\lambda_t$	1290	1310	1330	nm	
Average Optical Power	P <sub>av</sub>	-6.5		0.5	dBm	
Extinction Ratio	ER	4.0			dB	
Spectral width				1	nm	
Eye diagram	Compliant with ITU-T G.691 eye mask and IEEE802.3ae eye mask					
Transmitter and Dispersion Penalty	TDP			3.9	dB	
Relative Intensity Noise	RIN			-128	dB/Hz	
<b>Receiver</b>						
Center Wavelength	$\lambda_R$	1260	1310	1560	nm	
Receiver Sensitivity	RP <sub>sen</sub>			-14	dBm	1
Return Loss Tolerance				-12	dB	
Receiver Overload	RP <sub>max</sub>	0.8			dBm	2
LOS De-Assert	LOS <sub>D</sub>			-17	dBm	
LOS Assert	LOS <sub>A</sub>	-28			dBm	
LOS	High		2.0	VCC3+0 .3	V	
	Low		0	0.8		

**Notes:**

1. Measured with a PRBS 2<sup>31</sup>-1 test pattern @10.3125Gbps, BER ≤ 10<sup>-12</sup>
2. Receiver Overload specified in OMA and under the worst comprehensive stressed conditions

## Pin Function Definitions




Figure 1 Host PCB XFP Pinout Top View

Pin Number	Logic	Symbol	Name/Description	Ref
1		GND	Module Ground	1
2		VEE5	Optional -5.2V Power Supply – <b>Not required</b>	
3	LVTTTL-I	Mod-Desel	Module De-select; When held low allows the module to respond to 2-wire serial interface commands	
4	LVTTTL-O	Interrupt	Interrupt (bar); Indicates presence of an important condition which can be read over the serial 2-wire interface	2
5	LVTTTL-I	TX_DIS	Transmitter Disable; Transmitter laser source turned off	
6		VCC5	+5V Power Supply– <b>Not required</b>	
7		GND	Module Ground	1
8		VCC3	+3.3V Power Supply	
9		VCC3	+3.3V Power Supply	
10	LVTTTL-I	SCL	Serial 2-wire interface clock	2
11	LVTTTLI/O	SDA	Serial 2-wire interface data line	2
12	LVTTTL-O	Mod_Abs	Module Absent; Indicates module is not present. Grounded in the module.	2
13	LVTTTL-O	Mod_NR	Module Not Ready	2

14	LVTTTL-O	RX_LOS	Receiver Loss of Signal indicator	2
15		GND	Module Ground	1
16		GND	Module Ground	1
17	CML-O	RD-	Receiver inverted data output	
18	CML-O	RD+	Receiver non-inverted data output	
19		GND	Module Ground	1
20		VCC2	+1.8V Power Supply – <b>Not required</b>	
21	LVTTTL-I	P_Down /RST	Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset	
			Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.	
22		VCC2	+1.8V Power Supply – <b>Not required</b>	
23		GND	Module Ground	1
24	PECL-I	RefCLK+	Reference Clock non-inverted input, AC coupled on the host board – <b>Not required</b>	3
25	PECL-I	RefCLK-	Reference Clock inverted input, AC coupled on the host board – <b>Not required</b>	3
26		GND	Module Ground	1
27		GND	Module Ground	1
28	CML-I	TD-	Transmitter inverted data input	
29	CML-I	TD+	Transmitter non-inverted data input	
30		GND	Module Ground	1

**Notes:**

1. Module circuit ground is isolated from module chassis ground within the module.
2. Open collector; should be pulled up with 4.7k – 10kohms on host board to a voltage between 3.15V and 3.6V.
3. A Reference Clock input is not required by the FPSXP3110GL-2D.

## Recommended Block Circuit




Figure 2 Block Diagram

## Typical application circuit




Figure 3 Example of Host Board Supply Filtering Network

## Recommended High-speed Interface Circuit




Figure 4 Example of High-speed Interface Circuit


## Digital Diagnostic Functions

As defined by the XFP MSA, digital diagnostic functions are provided via a 2-wire serial interface, which allows

real-time access to the following operating parameters:

- ✧ Transceiver Temperature
- ✧ Tx Bias Current
- ✧ Tx Optical Power
- ✧ RX Received Optical Power
- ✧ Transceiver +3.3V Supply Voltage


It also provides a sophisticated system of alarm and warning flags, which may be used to alert end-users when particular operating parameters are outside of a factory-set normal range.



**Figure 5 wire Serial Digital Diagnostic Memory Map**



## Mechanical Specifications



## ESD

This transceiver is specified as ESD threshold 2kV for all electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.



## Ordering information

Product Number	Data Rate	Laser	Receiver	Distance	Interface	DDM	Temp.
FPSXP3110GL-2D	10Gbps	FP	PIN-TIA	2Km	LC	YES	C

**\* 2D--- 2Km with SM 9/125um Fiber Transmission, with DDM/DOM Functional**

### Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Fiberpon before they become applicable to any particular order or contract. In accordance with the Fiberpon policy of continuous improvement specifications may change without notice. The publication of information in this data sheet does not imply freedom from patent or other protective rights of Fiberpon or others. Further details are available from any Fiberpon sales representative.